Verification job's Blog

Brought to you by www.testbench.in

Require for current open requisitions in Virage Logic – Noida, Pune & Bangalore

Posted by verification job on July 19, 2010

Verification Engineer (Pune)

As a Verification Engineer you would develop test plan from specification, design verification infrastructure and execute exhaustive logic verification. Specific application areas include MIPI controller and PHY.
In this position you will be responsible for Verification driver, monitor and score-board development, Test case development, Logic verification and assist the design team to fix bugs.

Requirements:

· Bachelors or Masters degree in electronics or electrical engineering (BSEE or MSEE) or equivalent from reputed universities with over 5 years experience in design verification

· Using scripting languages, design System Verilog based simulation test benches, writing PLI routines and running simulations

· Experience with System Verilog and/or Specman test languages and formal verification tools

· Experience in developing constrained random based test environments

· Excellent analysis and debugging skills.

· Good communication and interpersonal skills and team player.

Experience: Should have at least 4 years experience
Qualification: Minimum BS EE/CS required, MS preferred

Advertisements

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out /  Change )

Google photo

You are commenting using your Google account. Log Out /  Change )

Twitter picture

You are commenting using your Twitter account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )

Connecting to %s

 
%d bloggers like this: