DV Synapse Design

DV Synapse Design mike@synapse-da.com p

Bangalore

Design Verification

Create verification plans for SoC level verification

Create testbenches in C/C++

Utilize advanced verification techniques

Write tools and scripts in Perl and other script languages to enhance the verification process

Qualifications and requirements:

BS, MS, PhD, in computer science or engineering

Working knowledge of ARM-based processors and AMBA bus protocols

Experience with simulators from one or more of the major EDA suppliers (Cadence, Mentor or Synopsys)

Working knowledge of Verilog

Experience with tools for regression management, configuration management and bug tracking

Good problem solving and debugging skills

Qualifications: BS or MS

Experience: 4 to 12 yrs