Verification job's Blog

Brought to you by www.testbench.in

  • Post Your Job openings for FREE

    That's right FREE job postings!!! Employers and Recruiters can post a job opportunity making it viewable to millions of www.testbench.in readers for free. Send opening details to jobs@testbench.in
  • Enter your email address to subscribe to this blog and receive notifications of new posts by email.

    Join 237 other subscribers
  • UVM/OVM interview questions

    Find them @
    http://www.testbench.in/

Leading DESIGN MNC in Bangalore Needs experts in SoC/RTL Design/Verification.

Posted by verification job on August 21, 2010

Interested candidates please see details below. Email
your resume at ruchi@cmctechjobs.com/ 09811026286.
1. RTL Design Engineer/Lead

This role involves:
Driving integration and micro-architecture of complex SoCs, based on
Centaurus/OMAP platforms
Participating and driving key aspects of specification (e.g clocking,
power management, interconnect, etc)
Opportunity in micro-architecture and architecture innovation, leading
Playing significant role in driving timing constraints and closure of
core as well as interface timing
Working with tool vendors and driving methodology aspects
Managing IP dependencies, planning and tracking of all RTL tasks
Opportunity to build and manage a new team

Qualifications:
6-10 years of experience in SoC RTL design
Must me well versed with micro architecture and integration aspects
of complex SoCs
Familiar with HL0.8 architecture
Solid understanding of power management, security, emulation aspects
Good understanding of key IPs (PRCM, Debug-SS, L3/L4 interconnect
IP)
Good understanding of DV and DFT domains
Good understanding of STA

Preferred additional skills
Knowledge of synthesis and key physical design care abouts
AutoGen environment

1. DV Lead

This role involves:
Leading & owning the complete verification of complex SoCs based on
Centaurus/OMAP platforms
Participation in SoC specification, working closely with architecture
and marketing
Task assignment, Planning & tracking
Working with tool vendors and driving methodology aspects
May include managing IP verification of chip infrastructure IPs
(interconnect, power management, etc) and other strategic IPs
Opportunity to build and manage a new team

Job Qualifications:
6-10 years of experience in SoC DV
Solid understanding of design verification concepts at IP & SoC
level
Good understanding of RTL and SoC integration
Expertise in SoC verification, starting from test plan creation to
complete execution for RTL & gate level.
Solid understanding of complex SoC architecture
Good understanding of key IPs and chip infrastructure like
power-mgmt, security, emulation for SoCs like OMAP or Centaurus.
Experience in post-silicon (e.g TDL, tester, bench si-validation,
etc) debug/support

Preferred additional skills
Understanding of OMAP/DaVinci architecture
Exposure to power aware verification
Experience in IP verification
Experience in Palladium/FPGA

Application Validation & Verification Engineer/Lead

This role involves:

Leading & owning the complete Application Validation of complex SoCs
based on Centaurus/OMAP platforms
Participation in SoC specification, working closely with architecture,
SW architecture and marketing.
Working closely with Design team, SW drivers team, codecs team and
other SW teams
Driving definition of pre and post silicon validation platforms by
working with cross-functional teams.
Customer support – collaterals/documentation, technical support (si
bringup, providing basic training on TI devices, answering technical
questions)
Re-produce/Debug silicon issues on TI platforms (VDB etc.)
Support Si bring-up activities
Bench characterization of new devices (on specific need basis)
Task assignment, Planning & tracking
Opportunity to build and manage a new team
Supervisory responsibilities

Qualifications:

6-10 years of experience in AV&V or SW validation
Solid understanding of system verification concepts at IP & SoC
level
Expertise in system verification, starting from test plan creation
to complete execution for complex use cases.
Solid understanding of complex SoC architecture
Good understanding of key IPs and chip infrastructure like
power-mgmt, security, emulation.
Experience in hardware board debug
Experience in post-silicon system verification
Good knowledge of C

Preferred additional skills
Understanding of OMAP/DaVinci architecture
Experience in Palladium/FPGA
Experience in IP verification
Experience of using RTOS

Leave a comment