Verification job's Blog

Brought to you by www.testbench.in

  • Post Your Job openings for FREE

    That's right FREE job postings!!! Employers and Recruiters can post a job opportunity making it viewable to millions of www.testbench.in readers for free. Send opening details to jobs@testbench.in
  • Enter your email address to subscribe to this blog and receive notifications of new posts by email.

    Join 233 other followers

  • UVM/OVM interview questions

    Find them @
    http://www.testbench.in/

Verification requirement in large semicon, bangalore

Posted by verification job on September 16, 2010

Position Requirements

Experience: 6+ years as a Verification Engineer or Design Engineer or Verification AE. Experience in leading verification teams to verify complex SOCs is a real plus.

Education BSEE min
Languages: System Verilog + Verilog, VHDL, Specman, Vera, C++, or SystemC

Methodologies: URM, MDV, UVM, AVM and/or VMM
Position Description

Extensive experience in creating Coverage Driven Verification environments utilizing e-language tools [SpecMan], Vera, SystemVerilog or SystemC/C++ is required. Track record of successfully verifying complex ASICs is also required.
Track record of successfully verifying complex ASICs is also required.

Strong SystemC / C++ skills are a real plus.

For more information mail to:jabeena.m@alpconsulting.in

Leave a Reply

Fill in your details below or click an icon to log in:

WordPress.com Logo

You are commenting using your WordPress.com account. Log Out /  Change )

Google photo

You are commenting using your Google account. Log Out /  Change )

Twitter picture

You are commenting using your Twitter account. Log Out /  Change )

Facebook photo

You are commenting using your Facebook account. Log Out /  Change )

Connecting to %s

 
%d bloggers like this: