Verification job's Blog

Brought to you by www.testbench.in

  • Post Your Job openings for FREE

    That's right FREE job postings!!! Employers and Recruiters can post a job opportunity making it viewable to millions of www.testbench.in readers for free. Send opening details to jobs@testbench.in
  • Enter your email address to subscribe to this blog and receive notifications of new posts by email.

    Join 237 other subscribers
  • UVM/OVM interview questions

    Find them @
    http://www.testbench.in/

Specman Verification with 5 to 10 Yrs

Posted by verification job on September 29, 2010

we are looking for Specman Verification with 5 to 10 Yrs experience in large semiconductor company -Hyderabad
Required Skills:

Should have worked with ARM based designs which include DDR controllers (DDR1/2/3)

Minimum 2+ years of working experience with AXI, AHB and APB

Minimum 4+ years of verification experience with C/PLI based verification environments and/or High level verification languages like Specman using NCSIM simulator

Minimum 3+ years of RTL verification experience with Specman/HVL. Domain knowledge on design/verification of dynamic memory controllers (SDR, DDR, DDR2 and future technologies) is a MUST.

Must have ASIC design experience developing and verifying memory controller ASIC’s for SDRAM, DDR, QDR, burst/page and async NOR and NANDFLASH. The critical areas are SDRAM & DDR, plus extensive experience with interface characterization.

Responsibilities also include verification of ASIC at full chip level, develop detailed test plan and regression suites and be responsible for their implementation, run gate level timing simulations and work with design engineers to achieve complete coverage to get first working silicon.

Experienced in C/C++ with a thorough knowledge on object oriented programming will be a plus. Experience in writing BFMs, cycle/transaction-accurate modeling is a must.

Working experience with high speed serial interfaces like USB 2.0, SATA, PCI-express will be a plus.

Should be skilled at isolating and identifying design bugs

Broad understanding of RTL-to-Tapeout methodology

Working knowledge of csh/perl scripting

Must be a good team player

Nice to have:

Experience with other on-chip buses like OCP is a plus

Experience with Verilog/PSL/OVA assertions is a plus

Experience with developing BFMs for stimulus generation, checking and bus monitors is a plus

Prior experience in working with remote teams is a plus

Location: Hyderabad

If interested Pls share your updated profile to purvi@mindsoftconsulting.com

Leave a comment